VHDL-Forum
-
Allgemeines
RTL description concept