VHDL-Forum - Anfänger

Signal cannot be synthesized