VHDL-Forum - Xilinx

Share BRAM

Share BRAM

Hello,

can someone explain how to share a BRAM memory with the edk on a fpga?
Is there the possibility of segmentation??


Greets